Recommended PCB layout understanding - ADM2572 datasheetCompeting PCB Crystal layout recommendationsPCB layout of buck converter: capacitor placementDetails on PCB layout for microcontrollerConnecting grounds of DC-DC converter at one pointGND plane and vias on a two layer PCBGrounding and Signal Integrity of my PCB Layout (ADC, SMPS, SD card, USB)PCB layout buck converterRouting traces over traces in two layer pcb

Why do we use polarized capacitors?

Does bootstrapped regression allow for inference?

Domain expired, GoDaddy holds it and is asking more money

Crop image to path created in TikZ?

Does a dangling wire really electrocute me if I'm standing in water?

Is there a name of the flying bionic bird?

What is GPS' 19 year rollover and does it present a cybersecurity issue?

Why is my log file so massive? 22gb. I am running log backups

Is there a way to make member function NOT callable from constructor?

Patience, young "Padovan"

I’m planning on buying a laser printer but concerned about the life cycle of toner in the machine

Why is the design of haulage companies so “special”?

Piano - What is the notation for a double stop where both notes in the double stop are different lengths?

Is "plugging out" electronic devices an American expression?

Need help identifying/translating a plaque in Tangier, Morocco

Why did the Germans forbid the possession of pet pigeons in Rostov-on-Don in 1941?

When blogging recipes, how can I support both readers who want the narrative/journey and ones who want the printer-friendly recipe?

New order #4: World

What is the meaning of "of trouble" in the following sentence?

What does 'script /dev/null' do?

Pristine Bit Checking

Could a US political party gain complete control over the government by removing checks & balances?

Can I find out the caloric content of bread by dehydrating it?

Is ipsum/ipsa/ipse a third person pronoun, or can it serve other functions?



Recommended PCB layout understanding - ADM2572 datasheet


Competing PCB Crystal layout recommendationsPCB layout of buck converter: capacitor placementDetails on PCB layout for microcontrollerConnecting grounds of DC-DC converter at one pointGND plane and vias on a two layer PCBGrounding and Signal Integrity of my PCB Layout (ADC, SMPS, SD card, USB)PCB layout buck converterRouting traces over traces in two layer pcb






.everyoneloves__top-leaderboard:empty,.everyoneloves__mid-leaderboard:empty,.everyoneloves__bot-mid-leaderboard:empty margin-bottom:0;








5












$begingroup$


I have problem with understanding and applying this recommended PCB layout to my design (image from datasheet, page 18):



enter image description here



This is isolated RS485 transceiver with integrated isolated high frequency DC-DC converter (200MHz?).



There is a trace connecting pin 11 and pin 14 that crosses the other trace. How should I do this crossing on PCB? Should I create this connection on second layer?










share|improve this question









$endgroup$







  • 1




    $begingroup$
    Analog picked a really poor image to use. I figure it started out in color, with the layers represented by different colors. That would show how to route it. I expect the image got converted to black and white, and the reviewers didn't notice the difference.
    $endgroup$
    – JRE
    Mar 22 at 12:26

















5












$begingroup$


I have problem with understanding and applying this recommended PCB layout to my design (image from datasheet, page 18):



enter image description here



This is isolated RS485 transceiver with integrated isolated high frequency DC-DC converter (200MHz?).



There is a trace connecting pin 11 and pin 14 that crosses the other trace. How should I do this crossing on PCB? Should I create this connection on second layer?










share|improve this question









$endgroup$







  • 1




    $begingroup$
    Analog picked a really poor image to use. I figure it started out in color, with the layers represented by different colors. That would show how to route it. I expect the image got converted to black and white, and the reviewers didn't notice the difference.
    $endgroup$
    – JRE
    Mar 22 at 12:26













5












5








5


1



$begingroup$


I have problem with understanding and applying this recommended PCB layout to my design (image from datasheet, page 18):



enter image description here



This is isolated RS485 transceiver with integrated isolated high frequency DC-DC converter (200MHz?).



There is a trace connecting pin 11 and pin 14 that crosses the other trace. How should I do this crossing on PCB? Should I create this connection on second layer?










share|improve this question









$endgroup$




I have problem with understanding and applying this recommended PCB layout to my design (image from datasheet, page 18):



enter image description here



This is isolated RS485 transceiver with integrated isolated high frequency DC-DC converter (200MHz?).



There is a trace connecting pin 11 and pin 14 that crosses the other trace. How should I do this crossing on PCB? Should I create this connection on second layer?







pcb documentation






share|improve this question













share|improve this question











share|improve this question




share|improve this question










asked Mar 22 at 11:52









KamilKamil

4,50262852




4,50262852







  • 1




    $begingroup$
    Analog picked a really poor image to use. I figure it started out in color, with the layers represented by different colors. That would show how to route it. I expect the image got converted to black and white, and the reviewers didn't notice the difference.
    $endgroup$
    – JRE
    Mar 22 at 12:26












  • 1




    $begingroup$
    Analog picked a really poor image to use. I figure it started out in color, with the layers represented by different colors. That would show how to route it. I expect the image got converted to black and white, and the reviewers didn't notice the difference.
    $endgroup$
    – JRE
    Mar 22 at 12:26







1




1




$begingroup$
Analog picked a really poor image to use. I figure it started out in color, with the layers represented by different colors. That would show how to route it. I expect the image got converted to black and white, and the reviewers didn't notice the difference.
$endgroup$
– JRE
Mar 22 at 12:26




$begingroup$
Analog picked a really poor image to use. I figure it started out in color, with the layers represented by different colors. That would show how to route it. I expect the image got converted to black and white, and the reviewers didn't notice the difference.
$endgroup$
– JRE
Mar 22 at 12:26










3 Answers
3






active

oldest

votes


















8












$begingroup$

The text in the PCB layout section implies that you should be using either a two or four layer board - it includes tips for improving EMI, and some of them depend on whether you are using a two or four layer board.



It also directs you to have a "keep out" area for the ground plane under L1 and L2. This is the same area where C1 and pins 11 and 14 are.



It also says:




Ensure that GND2 (Pin 14) connects to GND2 (Pin 11) on the inside (device side) of the C1 100 nF capacitor.




All of that leads me to conclude that you will have to run the connection of pin 11 and pin 14 on the ground plane layer.



There's just no other place for it that fits.




The application notes for the adm2582e shows a completed layout.



The trace connecting pins 11 and 14 (red trace) is indeed on the other side of the board from C1 (green traces:)



enter image description here



C1 is the 100nF capacitor in the lower right corner by the two ferrite beads. Pin 11 is the lower right pin of the IC.




Sometimes the datasheet isn't enough. Often times you can find application notes that help a lot with actually using the parts.



Failing that, a look at evaluation boards (and their documentation) can show you what the datasheet really meant.






share|improve this answer











$endgroup$




















    2












    $begingroup$

    Yes you need to put that trace on another layer.



    To confirm this, just look at the evaluation kit layout made by Analog Devices
    The photos show quite clearly that track on a different layer:
    https://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/EVAL-ADM2582E.html#eb-overview






    share|improve this answer









    $endgroup$




















      0












      $begingroup$

      If you don't want to change layers, you can run the trace under the device (so long as you maintain your separations due to voltages)






      share|improve this answer









      $endgroup$













        Your Answer





        StackExchange.ifUsing("editor", function ()
        return StackExchange.using("mathjaxEditing", function ()
        StackExchange.MarkdownEditor.creationCallbacks.add(function (editor, postfix)
        StackExchange.mathjaxEditing.prepareWmdForMathJax(editor, postfix, [["\$", "\$"]]);
        );
        );
        , "mathjax-editing");

        StackExchange.ifUsing("editor", function ()
        return StackExchange.using("schematics", function ()
        StackExchange.schematics.init();
        );
        , "cicuitlab");

        StackExchange.ready(function()
        var channelOptions =
        tags: "".split(" "),
        id: "135"
        ;
        initTagRenderer("".split(" "), "".split(" "), channelOptions);

        StackExchange.using("externalEditor", function()
        // Have to fire editor after snippets, if snippets enabled
        if (StackExchange.settings.snippets.snippetsEnabled)
        StackExchange.using("snippets", function()
        createEditor();
        );

        else
        createEditor();

        );

        function createEditor()
        StackExchange.prepareEditor(
        heartbeatType: 'answer',
        autoActivateHeartbeat: false,
        convertImagesToLinks: false,
        noModals: true,
        showLowRepImageUploadWarning: true,
        reputationToPostImages: null,
        bindNavPrevention: true,
        postfix: "",
        imageUploader:
        brandingHtml: "Powered by u003ca class="icon-imgur-white" href="https://imgur.com/"u003eu003c/au003e",
        contentPolicyHtml: "User contributions licensed under u003ca href="https://creativecommons.org/licenses/by-sa/3.0/"u003ecc by-sa 3.0 with attribution requiredu003c/au003e u003ca href="https://stackoverflow.com/legal/content-policy"u003e(content policy)u003c/au003e",
        allowUrls: true
        ,
        onDemand: true,
        discardSelector: ".discard-answer"
        ,immediatelyShowMarkdownHelp:true
        );



        );













        draft saved

        draft discarded


















        StackExchange.ready(
        function ()
        StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2felectronics.stackexchange.com%2fquestions%2f428522%2frecommended-pcb-layout-understanding-adm2572-datasheet%23new-answer', 'question_page');

        );

        Post as a guest















        Required, but never shown

























        3 Answers
        3






        active

        oldest

        votes








        3 Answers
        3






        active

        oldest

        votes









        active

        oldest

        votes






        active

        oldest

        votes









        8












        $begingroup$

        The text in the PCB layout section implies that you should be using either a two or four layer board - it includes tips for improving EMI, and some of them depend on whether you are using a two or four layer board.



        It also directs you to have a "keep out" area for the ground plane under L1 and L2. This is the same area where C1 and pins 11 and 14 are.



        It also says:




        Ensure that GND2 (Pin 14) connects to GND2 (Pin 11) on the inside (device side) of the C1 100 nF capacitor.




        All of that leads me to conclude that you will have to run the connection of pin 11 and pin 14 on the ground plane layer.



        There's just no other place for it that fits.




        The application notes for the adm2582e shows a completed layout.



        The trace connecting pins 11 and 14 (red trace) is indeed on the other side of the board from C1 (green traces:)



        enter image description here



        C1 is the 100nF capacitor in the lower right corner by the two ferrite beads. Pin 11 is the lower right pin of the IC.




        Sometimes the datasheet isn't enough. Often times you can find application notes that help a lot with actually using the parts.



        Failing that, a look at evaluation boards (and their documentation) can show you what the datasheet really meant.






        share|improve this answer











        $endgroup$

















          8












          $begingroup$

          The text in the PCB layout section implies that you should be using either a two or four layer board - it includes tips for improving EMI, and some of them depend on whether you are using a two or four layer board.



          It also directs you to have a "keep out" area for the ground plane under L1 and L2. This is the same area where C1 and pins 11 and 14 are.



          It also says:




          Ensure that GND2 (Pin 14) connects to GND2 (Pin 11) on the inside (device side) of the C1 100 nF capacitor.




          All of that leads me to conclude that you will have to run the connection of pin 11 and pin 14 on the ground plane layer.



          There's just no other place for it that fits.




          The application notes for the adm2582e shows a completed layout.



          The trace connecting pins 11 and 14 (red trace) is indeed on the other side of the board from C1 (green traces:)



          enter image description here



          C1 is the 100nF capacitor in the lower right corner by the two ferrite beads. Pin 11 is the lower right pin of the IC.




          Sometimes the datasheet isn't enough. Often times you can find application notes that help a lot with actually using the parts.



          Failing that, a look at evaluation boards (and their documentation) can show you what the datasheet really meant.






          share|improve this answer











          $endgroup$















            8












            8








            8





            $begingroup$

            The text in the PCB layout section implies that you should be using either a two or four layer board - it includes tips for improving EMI, and some of them depend on whether you are using a two or four layer board.



            It also directs you to have a "keep out" area for the ground plane under L1 and L2. This is the same area where C1 and pins 11 and 14 are.



            It also says:




            Ensure that GND2 (Pin 14) connects to GND2 (Pin 11) on the inside (device side) of the C1 100 nF capacitor.




            All of that leads me to conclude that you will have to run the connection of pin 11 and pin 14 on the ground plane layer.



            There's just no other place for it that fits.




            The application notes for the adm2582e shows a completed layout.



            The trace connecting pins 11 and 14 (red trace) is indeed on the other side of the board from C1 (green traces:)



            enter image description here



            C1 is the 100nF capacitor in the lower right corner by the two ferrite beads. Pin 11 is the lower right pin of the IC.




            Sometimes the datasheet isn't enough. Often times you can find application notes that help a lot with actually using the parts.



            Failing that, a look at evaluation boards (and their documentation) can show you what the datasheet really meant.






            share|improve this answer











            $endgroup$



            The text in the PCB layout section implies that you should be using either a two or four layer board - it includes tips for improving EMI, and some of them depend on whether you are using a two or four layer board.



            It also directs you to have a "keep out" area for the ground plane under L1 and L2. This is the same area where C1 and pins 11 and 14 are.



            It also says:




            Ensure that GND2 (Pin 14) connects to GND2 (Pin 11) on the inside (device side) of the C1 100 nF capacitor.




            All of that leads me to conclude that you will have to run the connection of pin 11 and pin 14 on the ground plane layer.



            There's just no other place for it that fits.




            The application notes for the adm2582e shows a completed layout.



            The trace connecting pins 11 and 14 (red trace) is indeed on the other side of the board from C1 (green traces:)



            enter image description here



            C1 is the 100nF capacitor in the lower right corner by the two ferrite beads. Pin 11 is the lower right pin of the IC.




            Sometimes the datasheet isn't enough. Often times you can find application notes that help a lot with actually using the parts.



            Failing that, a look at evaluation boards (and their documentation) can show you what the datasheet really meant.







            share|improve this answer














            share|improve this answer



            share|improve this answer








            edited Mar 22 at 12:53

























            answered Mar 22 at 12:18









            JREJRE

            23.3k54178




            23.3k54178























                2












                $begingroup$

                Yes you need to put that trace on another layer.



                To confirm this, just look at the evaluation kit layout made by Analog Devices
                The photos show quite clearly that track on a different layer:
                https://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/EVAL-ADM2582E.html#eb-overview






                share|improve this answer









                $endgroup$

















                  2












                  $begingroup$

                  Yes you need to put that trace on another layer.



                  To confirm this, just look at the evaluation kit layout made by Analog Devices
                  The photos show quite clearly that track on a different layer:
                  https://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/EVAL-ADM2582E.html#eb-overview






                  share|improve this answer









                  $endgroup$















                    2












                    2








                    2





                    $begingroup$

                    Yes you need to put that trace on another layer.



                    To confirm this, just look at the evaluation kit layout made by Analog Devices
                    The photos show quite clearly that track on a different layer:
                    https://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/EVAL-ADM2582E.html#eb-overview






                    share|improve this answer









                    $endgroup$



                    Yes you need to put that trace on another layer.



                    To confirm this, just look at the evaluation kit layout made by Analog Devices
                    The photos show quite clearly that track on a different layer:
                    https://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/EVAL-ADM2582E.html#eb-overview







                    share|improve this answer












                    share|improve this answer



                    share|improve this answer










                    answered Mar 22 at 12:03









                    ElmesitoElmesito

                    1,974310




                    1,974310





















                        0












                        $begingroup$

                        If you don't want to change layers, you can run the trace under the device (so long as you maintain your separations due to voltages)






                        share|improve this answer









                        $endgroup$

















                          0












                          $begingroup$

                          If you don't want to change layers, you can run the trace under the device (so long as you maintain your separations due to voltages)






                          share|improve this answer









                          $endgroup$















                            0












                            0








                            0





                            $begingroup$

                            If you don't want to change layers, you can run the trace under the device (so long as you maintain your separations due to voltages)






                            share|improve this answer









                            $endgroup$



                            If you don't want to change layers, you can run the trace under the device (so long as you maintain your separations due to voltages)







                            share|improve this answer












                            share|improve this answer



                            share|improve this answer










                            answered Mar 22 at 17:19









                            Stephen HewitsonStephen Hewitson

                            1




                            1



























                                draft saved

                                draft discarded
















































                                Thanks for contributing an answer to Electrical Engineering Stack Exchange!


                                • Please be sure to answer the question. Provide details and share your research!

                                But avoid


                                • Asking for help, clarification, or responding to other answers.

                                • Making statements based on opinion; back them up with references or personal experience.

                                Use MathJax to format equations. MathJax reference.


                                To learn more, see our tips on writing great answers.




                                draft saved


                                draft discarded














                                StackExchange.ready(
                                function ()
                                StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2felectronics.stackexchange.com%2fquestions%2f428522%2frecommended-pcb-layout-understanding-adm2572-datasheet%23new-answer', 'question_page');

                                );

                                Post as a guest















                                Required, but never shown





















































                                Required, but never shown














                                Required, but never shown












                                Required, but never shown







                                Required, but never shown

































                                Required, but never shown














                                Required, but never shown












                                Required, but never shown







                                Required, but never shown







                                Popular posts from this blog

                                Moe incest case Sentencing See also References Navigation menu"'Australian Josef Fritzl' fathered four children by daughter""Small town recoils in horror at 'Australian Fritzl' incest case""Victorian rape allegations echo Fritzl case - Just In (Australian Broadcasting Corporation)""Incest father jailed for 22 years""'Australian Fritzl' sentenced to 22 years in prison for abusing daughter for three decades""RSJ v The Queen"

                                Who is our nearest planetary neighbor, on average?Santa Claus flies to the South PoleSeven Spheres of Unequal Mass, a weighing problem with a twistDescribe a large integerFast Mental Calculation of $7.5^7$Math in Space (without the help of celebrities)Find the value of $bigstar$: Puzzle 8 - InequalityWho drinks beer while running anyway?A Crucial DeliveryRanking And AverageHow long will my money last at roulette?

                                Daza language Contents Vocabulary Phonology References External links Navigation menudaza1242Daza"Dazaga"eeee178086576